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We report on the fabrication and electrical characterization at millikelvin temperatures of a novel silicon single-
electron transistor (Si-SET). The island and source-drain leads of the Si-SET are formed by the implantation of
phosphorus ions to a density above the metal-insulator-transition, with the tunnel junctions created by undoped
regions. Surface gates above each of the tunnel junctions independently control the tunnel coupling between the
Si-SET island and leads. The device shows periodic Coulomb blockade with a charging energy e2/2CΣ ∼ 250
µeV, and demonstrates a reproducible and controllable pathway to a silicon-based SET using CMOS processing
techniques.
PACS numbers: 61.72.Tt, 73.23.Hk, 85.35.Gv
Single-electron transistors (SETs) have excellent potential
as elementary devices in large scale circuits due to their small
dimensions and low power dissipation. Applications for SETs
in single-electron logic and memory cells1,2 have also been
demonstrated. Silicon-based SETs (Si-SETs) are of particu-
lar interest because of their compatibility with CMOS tech-
nology. While the fabrication of Si-SETs devices is a non-
trivial process, a number of different approaches have been
demonstrated such as gated two-dimensional electron gases
(2DEGs)8, pattern dependent etching of silicon-on-insulator
(SOI) material9,10, and random formation of Coulomb islands
by nano-particles or defects in silicon3,4,5,6,7. Some difficul-
ties of integrating such approaches into more complex single-
electron circuits include inconsistent island formation result-
ing in random electron potentials and excessive gating re-
quirements for electrostatically defining Coulomb islands and
tunnel junctions.
The work presented in this letter features a Si-SET compris-
ing of a single well-defined island and source-drain leads fab-
ricated by a patterned phosphorus ion implantation process.
This approach is not reliant on random island formation, and
offers a new method for controlled, reliable and reproducible
formation of Coulomb islands. This Si-SET essentially con-
sists of two nano-scale metal-oxide-semiconductor field effect
transistors (MOSFETs) in series with a micron scale central
island, with the MOSFETs acting as tuneable tunnel junctions.
As the island is solely defined by the patterned ion implanta-
tion, no gates are required to electrostatically define the is-
land structure. Furthermore, the controlled formation of well-
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FIG. 1 (a) Scanning electron micrograph of a device prior to RTA.
The darker areas indicate regions of phosphorus ion implantation
damage. Surface gates are shown schematically. (b) Cross-section
schematic of the device showing the phosphorus implanted area,
phosphorus diffusion, ohmic contacts and surface gates.
defined islands makes the coupling of multiple single-electron
devices for more complex circuits a simpler task. We discuss
the device fabrication and electrical measurements performed
at T = 50 mK in which Coulomb blockade behavior is ob-
served.
Devices were fabricated on a high resistivity (> 5 kΩ.cm)
n-type silicon wafer. Firstly, ohmic contacts for the source
and drain leads of the device were defined via phosphorus dif-
fusion. A 5 nm gate oxide was then grown using a thermal
oxidation process. Electrical characterization of (large-scale)
MOSFET devices fabricated with gate oxides grown using the
same process indicate typical trap densities of 2× 1011 cm−2
at T = 4.2 K11. High-resolution TiPt (15 nm Ti, 65 nm Pt)
alignment markers, 100 nm × 100 nm in dimension, were de-
2FIG. 2 (a) Si-SET (wj = 150 nm) conductance intensity plot as a
function of VB1 and VB2. Resonances, most likely due to defects in
the tunnel junctions, are observed in the vertical and horizontal axis
indicating independent control of the tunnel barriers. (b) Single trace
taken from (a) at VB2 = 0.85 V showing increasing conductance with
positive voltage applied to B1. Vac = 100 µV. T = 50 mK.
fined by electron-beam lithography. These markers were used
to align subsequent e-beam lithography steps with an accu-
racy of ≤ 50 nm, whilst being able to withstand subsequent
thermal processes. A 150 nm thick poly-methyl-methacrylate
(PMMA) resist was applied and patterned by e-beam lithogra-
phy for use as a mask for ion implantation. The dimensions of
the SET island were designed to be 70 nm × 500 nm. A num-
ber of different devices were fabricated with intrinsic tunnel
junction widths wj of 100 nm and 150 nm (see figure 1(b)).
Phosphorus ions at 14 keV were implanted with an areal
dose of approximately 1.22 × 1014 cm−2 and a mean implan-
tation depth of ∼ 20 nm. This equates to approximately 43000
ions in the island and a doping density of ∼ 1019 cm−3. A
scanning electron micrograph (SEM) of a device after ion im-
plantation and removal of the PMMA mask is shown in fig-
ure 1, note the high contrast between the ion implanted and
masked regions due to damage in the silicon crystal caused by
the ion implantation. A rapid thermal anneal (RTA) at 1000oC
for 5 sec was performed to repair implantation damage and
electrically activate the phosphorus donors. Post-RTA SEM
imaging of the implanted regions show significantly less con-
trast to the masked regions, indicating repair of the implanta-
tion damage. In the final step, four electrostatic control gates
(shown schematically in figure 1) were fabricated by e-beam
lithography using 60 nm PMMA resist and TiAu (10 nm Ti,
20 nm Au) metallization. Two barrier gates (B1 and B2) were
defined over the tunnel junctions, one gate (C1) over the is-
land, and the fourth gate (C2) a small distance away from the
island.
Electrical measurements were carried out at T = 50 mK in a
dilution refrigerator using standard lock-in techniques at fre-
quencies < 200 Hz. Initial characterization of these devices
focussed on the effect of the electrostatic barrier gates on the
tunnel junctions. Figure 2(a) shows the conductance of a de-
vice with 150 nm wide tunnel junctions as a function of VB1
and VB2. The behavior observed in this device is representa-
tive of all of the devices that were measured. With increasing
barrier gate voltage, the device conductance is increased as ex-
pected for an enhancement-mode MOSFET (see figure 2(b)).
Resonances observed in the device conductance are visible in
figure 2(a) as vertical and horizontal lines, and indicate that
each barrier gate is primarily coupled to its respective tunnel
junction. These resonances most likely arise from the ran-
dom potentials in the tunnel junctions, due to stray dopants,
charge traps and other defects. These form unintentional is-
lands that exhibit either Coulomb blockade or resonant tun-
nelling phenomena.12. Even with these resonances present,
the measurements indicate good gate control of the overall
conductance of the tunnel junctions.
In figure 3(a), the grey trace shows the conductance of a
Si-SET with 100 nm wide tunnel junctions as a function of
VC1 with VB1 = VB2 = 0 mV and VSD = 350 µV. In the
measurement, periodic Coulomb blockade oscillations are ob-
served indicating a constant capacitance between the gate and
the Si-SET island. The consistent form of the conductance
peaks also indicates that the tunnel junctions are not signifi-
cantly changing. Figure 3(b) shows a bias spectroscopy mea-
surement for the same device. Coulomb charging diamonds
with a constant charging energy are observed, consistent with
charging a single metallic island as opposed to a random min-
imum potential in the tunnel junctions. This is in contrast to
Coulomb blockade associated with unintentionally formed is-
lands in the channel of FETs where the charging energy and
periodicity changes significantly with island occupancy. In
common with other SETs, the device is sensitive to 1/f charge
noise and nearby two-level fluctuators (TLF) which perturb
the device conductance, as observed in figure 3 (b) around
VC2 = 110 µV.
Further measurements were performed on the Si-SET with
100 nm wide tunnel junctions to observe how gate tuning of
the tunnel barriers could be used to control the device con-
ductance whilst maintaining Coulomb blockade behavior. A
number of different voltages were applied to the barrier gates
(B1 and B2). Under low source-drain bias conditions and
VB1 = VB2 = 0 V, the device conductance is actually be-
low the measurable threshold for standard lock-in amplifier
techniques (ISD < 1 pA). At VB1 = VB2 = - 200 mV, the
barrier gates are biased close to some resonance in the bar-
riers which results in an overall increase in the conductance
of the device. The black trace in figure 3(a) shows the Si-
SET conductance under these barrier conditions and Coulomb
blockade oscillations are clearly observed. In comparison to
the grey trace in the same figure, which shows Si-SET con-
ductance when VB1 = VB2 = 0 mV and VSD = 350 µV, the
peak conductance observed in the black trace is an order of
magnitude higher (GSET (grey) ∼ 7 × 10-3 e2/h and GSET
(black) ∼ 4 × 10-2 e2/h). The periodicity of the oscillations
are consistent between both traces reinforcing the notion that
3FIG. 3 (a) Si-SET (wj = 100 nm) source-drain conductance as a
function of VC1 shows Coulomb blockade oscillations for VB1 =
VB2 = 0 mV (grey trace, VSD = 350µV) and VB1 = VB2 = -200
mV (black trace, VSD = 0µV). Vac = 50µV. T = 50 mK. (b) Si-SET(wj = 100 nm) bias spectroscopy measurement. Coulomb blockade
diamonds are observed indicating a device charging energy e2/2CΣ
of ∼ 250 µeV. Around VC2 = 110 µV the device conductance is
perturbed by charge noise fluctuation. Vac = 50µV. T = 50 mK.
Coulomb blockade in a single well-defined metallic island is
being observed. Similar behavior is seen for barrier conditions
where large positive voltages are applied to the barrier gates
to increase the transparency of the tunnel junctions.
From the bias spectroscopy data shown in figure 3(b), the
charging energy of the island in the Si-SET with 100 nm wide
tunnel junctions is determined to be e2/2CΣ ∼ 250 µeV with
a total capacitance CΣ of 320 aF. The capacitances of gates
C1 and C2 to the island are determined from the period of the
measured Coulomb blockade oscillations to be 27 aF and 2.1
aF respectively. The capacitances of barrier gates B1 and B2
to the island were not measured for this device, however these
values have been measured for other devices and are typically
of order 100 aF. The asymmetry of the Coulomb diamonds is
a result of the different capacitances between the implanted
island and the source and drain leads, which are determined
from the Coulomb diamonds to be 21 aF and 55 aF. This dif-
ference in capacitance can be attributed to the barriers being of
slightly different dimensions and differences in their complex
potential landscape.
A proof-of-principle has been demonstrated for the con-
trolled formation of Coulomb blockade islands using CMOS
processing techniques. The Si-SET demonstrates highly con-
trollable single-island charging behavior due to the well-
defined electron potential. The tunnel coupling between the
Coulomb blockade island and leads can be changed by us-
ing electrostatic gates above the tunnel junctions (MOSFETs).
The development of Si-SET as elements in more complex
single-electron circuits requires the ability to controllably
couple multiple islands and future work will focus on this.
Whilst characterization of this device demonstrates Si-SET
behavior at low temperature (T = 50 mK), further development
of this fabrication technique will involve scaling down of the
island size to enable the charging energy EC to dominate at
higher temperatures (EC > kBT). In addition, related devices
may provide a platform for the study of electron transport be-
tween locally doped regions in silicon, which is of particular
relevance to silicon-based quantum computing13,14,15.
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